Abstract: A novel distributed amplifier structure based on a power recycling scheme is proposed. It allows the amplifier gain to be enhanced while providing optimum output power and a perfect input match within a moderate bandwidth. The ideal performance of this novel distributed amplifier, called the power recycling distributed amplifier, is analysed. Limitations introduced by mismatch and losses in the gate line have also been assessed. A prototype of such an amplifier has been designed, manufactured and measured. The experimental results demonstrate its viability as an optimum class-A active power combiner with enhanced gain and excellent input match.
Introduction
Distributed amplification, first formulated by Percival in 1936 [1] , was conceived as a means of combining the output power from several active devices. At the time, progress in the field of electronics called for an optimisation both in the gain and in the bandwidth. Percival found that the gain-bandwidth product was greatly affected by the output capacitance of the active device and proposed a solution based on the absorption of these capacitances by artificial transmission lines. Percival's work was not fully appreciated until a decade later when Ginzton et al. [2] extended this concept. They pointed out most of the limitations of distributed amplification in terms of gain and bandwidth and several strategies to overcome them. Ginzton et al. also managed to create the first prototypes with good practical results. Thereafter, distributed amplification has been extensively used to develop wideband amplifiers for a wide variety of applications [3] [4] [5] [6] . The one flaw of this classic approach that should be highlighted is related to its low efficiency. There are two key points that cause it: the unequal power contribution of each active device and the power wasted in the idle port. Over the years, an evolution in the amplifying stage was demanded due to the development of new standards in communications systems and the appearance of new, complex, digital waveforms. Distributed amplifiers were revisited over the years [7] [8] [9] [10] [11] [12] [13] in order to achieve a better performance in terms of efficiency and output power. In general, an increase in output power requires a sacrifice in the practical bandwidth, so a trade-off must be met.
Tapered drain lines [7] [8] [9] are one of the strategies that increases the efficiency performance. This technique modifies the characteristic impedance and the electrical length of the stages in order to equalise the load impedances seen by the active devices. This strategy, however, does not exploit the power delivered to the idle port. In some implementations, the idle port is terminated in an open circuit, reflecting a small portion of the power in the forward port, but at the expense of a deterioration in the output matching [8] . Practical implementations of this kind of amplifiers have been measured giving a good performance in terms of efficiency over a wide range, reporting a PAE greater than 27% over a 2-6 GHz bandwidth [9] .
A similar approach is adopted by Narendra et al. [14, 15] , where the active devices are loaded with impedance termination values which are obtained from device load-pull measurements. Those values can be designed by properly adjusting the current sources properties and the phase shifts between stages. In [15] , a PAE higher than 30% is obtained across a 10-1800 MHz frequency range.
Another interesting alternative tries to solve both the issues, the use of the idle port and the unequal power contribution of the active devices. For this purpose, a power combiner is used at the output ports to recover the power lost in the idle port, and the load conditions for every single active device are analysed. It has been demonstrated that if the proper electrical lengths and characteristic impedances are selected [12] , it is possible to implement an optimum class-A power combiner. However, if a conventional transmission line is used, physical implementations result in rather large circuits. On the other hand, if a wider range of dispersion diagrams are considered for the transmission lines [13] , such as the composite right/left handed transmission line (CRLH-TL), a significant reduction in the circuit size is obtained [16] . A prototype applying this design philosophy has already been presented by the authors [13] with efficiency results close to the theoretical limit for class-A operation in a moderate bandwidth. The gain of the latter alternative can be improved by making some adjustments in the gate line. The application of a power splitter to introduce a simultaneous input power injection has already been proposed over the years [10, 11] , achieving gain improvements of up to 6 dB in the overall gain of the structure. The downside of this alternative is an inherently input mismatch, which is only mitigated by losses in the input line.
In this work, a gain control mechanism is presented which provides perfect matching conditions at the input port. The idea is based on the work published by Nguyen et al. [17] and Wu et al. [18, 19] for the maximisation of the efficiency in leaky wave antennas. In this scheme, the non-radiated power is fed back to the input port instead of being lost in the terminating load, the so-called power recycling system. The same principle can be applied to distributed amplifiers. This configuration allows control over the gain level that can be, theoretically, as high as desired maintaining perfect matching conditions over a narrow operating band. The proposed idea could be of interest at high frequencies, where the available output power of the active devices is limited and the power combination is mandatory. Besides, the design of the proposed configuration could be extended into higher modes of power operation [20] , at the expense of a loss of linearity, to achieve higher efficiencies.
The paper is organised as follows: Section 2 discusses the behaviour of the power recycling distributed amplifier concept and presents design equations and the main factors that can degrade its performance. Section 3 shows the measurements taken on a CRLH-TL-based prototype to corroborate the previous theory and, finally, concluding remarks are given in Section 4.
Theory of operation
Any distributed amplifier can be understood as the active coupling of two transmission lines by periodically loading them with active devices (Fig. 1) .
The gate line feeds the active device inputs while the drain line combines the amplified output signals. If proper phase shifts for gate and drain unit cells are chosen, broadband amplifier performance can be achieved [2, 21] but at the price of reduced power efficiency since the active devices do not contribute equally to the output power. To ensure that all the devices provide the same power, it is necessary for all the load lines at their intrinsic reference planes to be identical. Moreover, if these load lines are designed to be the device optimum for class-A operation, the resulting amplifier can be considered as an optimum power combiner since it could ideally add the maximum power supplied by an arbitrary number of active devices. This condition can only be fulfilled at a discrete set of gate and drain unit-cells phase shifts. For a single-fed distributed amplifier, the required values are [12, 13] θ g = θ d = ±mπ or θ g = −θ d = ±mπ, m being an integer, while for a dual-fed amplifier these values are [12, 13] θ g = θ d or θ g = − θ d , taking into consideration the following conditions for the simultaneous power injection: † θ g = ±mπ (in-phase input voltages) † θ g = ±(2m + 1)π (anti-phase intput voltages, n-even) † θ g = ±(2m + 1)π (in-phase intput voltages, n-odd)
Under such conditions, the intrinsic load impedance is the same for all devices and takes the value [13] 
where N is the number of stages (or active devices) and Z πd is the image impedance of the unit-cell with π topology. Moreover, the output power delivered at the forward and reverse output ports of the distributed amplifier are exactly the same. Thus, a power combiner at the output ports allows the maximum power to be extracted that can be delivered by the active devices under class-A operation. If a single-fed topology is chosen, ideally a perfect input match is achieved although the gain value is limited by the constraint imposed by (1) . If, on the other hand, a dual-fed topology is used, a 6 dB increase in the gain is obtained but at the price of worsening the input match (ideally, a complete mismatch). Nevertheless, this concept has been recently validated experimentally using CRLH unit-cells to reduce the circuit size [13] . The amplifier structure proposed in this paper combines the power maximisation provided by the proper design of the unit-cell phase shifts and the gain enhancement provided by the use of a power recycling scheme [17, 18] in the gate transmission line. The basic architecture of a power recycling distributed amplifier is detailed in Fig. 2 . It is based on a distributed amplifier designed for power maximisation. A combiner collects the forward and reverse output ports, while the gate line is fed back, thanks to a directional coupler (symmetrical or anti-symmetrical) and two additional transmission line sections (Z 0 , θ aux1 and θ aux2 ). Basically, the input power injected into port 6 will be partly directed towards port 5, therefore into the distributed amplifier's gate transmission line, and partly to the matched port (port 8). The injection of this power wave, b 5 , into the gate line will generate the a 7 wave, which will be re-injected into the hybrid ring. Again, part of this energy will end up in the matched port, while the remaining fraction will contribute to the increase in the b 5 wave, providing a proper phase shift is selected for the auxiliary line.
Through a proper design, this novel distributed amplifier can provide maximum output power and, at the same time, perfect input match as well as gain control or enhancement.
Intrinsic performance
To discuss the intrinsic performance, that is, the best performance that can be achieved under ideal conditions, a simplified analysis is carried out. The analysis relies on the idea proposed by Nguyen et al. [17] for the maximisation of leaky wave antennas. For the sake of completeness, results published in [17] will be partially reproduced in this section. The distributed amplifier is considered to be unilateral and the gate line is modelled by a lossless transmission line of characteristic impedance Z 0 and electrical length θ g_line . The additional transmission lines also have Z 0 and are lossless (θ aux1 and θ aux2 ). The directional coupler is also ideal and lossless with an anti-symmetrical response (the symmetrical response will also be discussed later on). Under these simplifying assumptions, and taking into account that the S-parameter matrix of an ideal and lossless anti-symmetrical directional coupler is given by [22] [S] = −j
It is straightforward to obtain the value for the power wave entering port 5, namely
and also, that a 5 = b 6 = b 7 = 0. b 8 = 0 means that the structure exhibits a perfect match, whereas a 5 = b 7 = 0 indicates that there is only one wave propagating along the gate line from port 5 to port 7. Therefore, the overall gain of the amplifier is governed by the ratio b 5 /a 6 . Equation (3) clearly indicates that this ratio is, for a given value of the coupling, maximum if [17] e −j(u g line +u aux1 +u aux2 ) = j
that is
m being an integer, and means that the gain is controlled by the coupling of the directional coupler. The gain enhancement as a function of the coupling value A is shown in Fig. 3 . If, for instance, a 3 dB directional coupler is used, the maximum value for the magnitude of b 5 /a 6 is 2.42, which represents a 7.6 dB increase in the gain of the overall amplifier, to which the 3 dB from the combination of the output ports must be added. Thus, an increase of 10.6 dB is achieved when compared to the gain of a single-fed configuration (input power injected at port 1, and port 2 terminated in a matched load). Gain increase can be as high as that desired, Fig. 3 , at the expense of an extremely low degree of coupling between ports 5 and 6, A → 0, which constitutes a limitation from the implementation point of view. If A = 1, there is no coupling between ports 5 and 7, which corresponds to the single-fed feeding (input power injected at port 1, and port 2 terminated in a matched load). In this case, the 3 dB gain increase reflected in Fig. 3 is, therefore, due to the power combination of ports 3 and 4.
If an ideal and lossless symmetrical coupler
is used instead of the anti-symmetrical one, similar results are obtained. In this case, the condition for maximum gain is given by
m being an integer. Achievable gain levels are identical to those provided by the anti-symmetrical directional coupler. Two main features are, however, responsible for the degradation of the intrinsic amplifier behaviour: losses and mismatch. Both establish a limitation to the maximum achievable gain and to the input match and their effect is assessed in the following subsection.
Effect of mismatch and losses
The intrinsic performance of the proposed amplifier is mainly degraded by the mismatch and the losses associated with the gate transmission line of the basic distributed amplifier. First, the impact of losses will be analysed. For this purpose, the gate line is perfectly matched but an attenuation α g_line L is introduced. The set of S-parameters that define the gate transmission line are now given by S 11 = S 22 = 0 and S 21 = S 12 = e − a g line L+ju g line . If losses are considered, the gain can no longer grow indefinitely but reaches a maximum value that can be obtained by maximising the b 5 / a 6 magnitude. The result indicates that the maximum value for the gain is achieved if phase condition (5) or (7) is, respectively, imposed for the anti-and the symmetrical cases. In both cases, the amplifier remains perfectly matched and there is a value for the degree of coupling, A, that guarantees maximum gain, which is given by [17] 
To evaluate the impact of the mismatch, the distributed amplifier's gate line is assumed to have a characteristic real impedance Z g , different from Z 0 , and an attenuation constant α g_line L. Therefore, a new scattering matrix must be defined for the gate transmission line (see Appendix).
The analysis of the structure shown in Fig. 2 yields the value of the input reflection coefficient b 6 /a 6 when the optimum phase shift condition (5) or (7) is fulfilled. The input match is now, obviously, dependent on the Γ and α g_line L parameters. The magnitude of the input reflection coefficient as a function of Γ with α g_line L as a parameter is shown in Fig. 4 for a particular value of the coupling (A = 1/ 2 √ ) (see Appendix). It can be easily inferred from this figure that there is a limit for the gate mismatch and losses that may be tolerated if a particular value for the input match is required. The effect of gate mismatch and losses upon the increase in power gain is shown in Fig. 5 for the same value of the coupling (A = 1/ 2 √ ) (see Appendix). As expected, the power gain decreases as the losses increase. It is evident from this figure that gate line losses have a greater impact on the amplifier gain than the gate mismatch.
Although Figs. 4 and 5 have been calculated for a 3 dB directional coupler, similar information can be obtained for any degree of coupling (see Appendix). It is worth mentioning that even in the presence of gate mismatch and losses, the increase in the gain level still can be arbitrary, up to a maximum value determined by (8) , by decreasing the coupling value A accordingly. However, the amplifier input match becomes more sensitive to Γ as A decreases, which imposes a practical limitation to the achievable values of gain and input matching. However, this fact does not avoid the implementation of this novel amplifier concept if a proper design is made.
Experimental results
To validate this concept experimentally, a three-stage power recycling distributed amplifier has been built and measured. The chosen active device was a p-HEMT transistor (ATF-35143). For class-A operation the suggested bias point is I DS = 30 mA, V DS = 3.0 V, and the estimated optimum load resistance at the intrinsic plane is about 75 Ω. Equation (1), taking into account the load resistance value and the number of stages, yields the required drain line characteristic impedance: 50 Ω. This result allows a 50 Ω characteristic impedance for both gate and drain lines.
To reduce circuit size, CRLH-TLs were used (Fig. 6 ). Both gate and drain unit-cells were made identical and designed to exhibit a zero phase shift (θ g = θ d = 0) at the targeted operation frequency of 1 GHz. This condition makes the three devices work with the same load resistance and, thus, deliver the same power. The implementation was carried out on a FR-4 substrate using 0603 lumped components. Input and output capacitances, C gs and C ds , of the active devices were absorbed into the CRLH unit-cells. The resulting commercial values for the lumped components used are listed in Table 1 . The manufactured distributed amplifier is shown in Fig. 7 .
First, the basic distributed amplifier of Fig. 7 was characterised under small-signal conditions. The measured and simulated power gains and input reflection coefficient (in magnitude) are shown in Fig. 8 . A reasonable good agreement between simulation and experimental results can be observed. The good input match obtained at the design frequency of about 1 GHz is a necessary condition for building a successful power recycling distributed amplifier. Notice that there is a drift of 70 MHz in the measured frequency for which the input matching presents its best performance. These discrepancies between simulations and measurements could be mainly explained due to the use of the S-parameters provided by the manufacturer for the active devices, and to tolerances in both active and passive component values.
For illustrative purposes, a 3 dB coupling was chosen. Thus, the power recycling version was built by adding an external 180°hybrid both to the input and the output ports of the prototype shown in Fig. 7 according to the scheme shown in Fig. 2 . Notice that this particular coupling value does not provide the maximum increase in the gain. To fulfil the required phase conditions (5), two external phase shifters (JSPHS-1000) have been added to ports 1 and 3. Losses introduced by these devices have been discounted from measurements. Measured and simulated power gains and input reflection coefficients for this prototype are shown in Fig. 9 . Differences in the gain level are related to losses that have not been included in the simulations, such as the physical connectors required to link the amplifier to the power combiners. The maximum gain is reached for the frequency at which the four-port device shows its best input matching conditions, 1.07 GHz. The measured overall gain enhancement at this frequency is 6 dB compared to the single-fed configuration, which is close to the predicted value (between 7.4 and 7.7 dB), obtained from the simplified analysis performed in the previous section (Fig. 5) for α g_line L = 0.19 and |Γ| = 0.05 (measured values). The input return loss is better than 27 dB around the operating frequency. These two results, the 6 dB gain enhancement and the 27 dB input reflection coefficient demonstrate the viability of the proposed amplifier structure.
Since the prototype has been built by adding external hybrids to the basic distributed amplifier shown in Fig. 7 , it is possible to compare the performance of the three different possible configurations experimentally: single-fed, dual-fed and power recycling. The small-signal performance of these three amplifiers is shown in Fig. 10 . It is worth emphasising that the highest gain value with simultaneous good input match is provided by the power recycling distributed amplifier. The output power at the 1 dB gain compression point (P1 dB) provided by the manufacturer for one single device at the chosen bias point is around 14 dBm. If three devices were perfectly combined, the expected value for P1 dB would be 14 dBm + 4.8 dB = 18.8 dBm. The measured output power at the P1 dB for the three-stage prototype is 18 dBm (Fig. 11) , and the power added efficiency of the amplifier structure at the frequency of 1.07 GHz is around 27% for the P1 dB, which suggests that the three devices are working under similar conditions and close to optimum class-A operation.
To evaluate the linearity exhibited by the power recycling version, the intermodulation distortion ratio has been measured and compared to the single-fed amplifier presented in [13] . The distortion properties are expected to be the same, since the same active devices and frequency of operation were selected in both prototypes. In Fig. 12 both responses have been superimposed. Note that the input power axis must be shifted to provide a fair comparison, which should be referenced to the same output power level. The results highlight that there is no tradeoff between the increase in gain and a deterioration in the linearity performance. Summarising, the comparison with the large signal performance of the single-fed and dual-fed configuration, which was detailed in [13] , shows that the power recycling distributed amplifier is the only implementation that can optimally combine the output power of an arbitrary number of active devices with simultaneous input match and an arbitrary gain level. The bandwidth reduction is thus traded for a boost in gain and output power performance. This might be of interest, as mentioned earlier, at very high frequency ranges where available power is very low, and hence could compete with other existing output power combination techniques. However, because working at higher frequency ranges is more critical due to the associated increase in cost, losses and coupling between elements, the MMIC technology is almost mandatory. Recently, Fei et al.
[23] presented a 60-GHz power amplifier in 65-nm CMOS technology based on a CRLH-TL-based zero phase shifter. In this work, the authors highlight the most important problems associated with the frequency increase. As they mention, for this frequency range, CRLH-TLs can no longer be assumed as ideal due to the large parasitics of the transistors, so losses and phase error must be carefully studied to prevent a severe degradation in the amplifier performance. The analysis shows that as the number of stages increases, the power gain degradation increases too, so both the losses and the phase error limit the maximum number of stages that can be implemented. On the other hand, in the millimetre-wave frequency region, the lumped capacitor and inductor to build the CRLH-TL are more compact and less lossy, therefore the on-chip implementation in the CMOS process is feasible [23] . Besides, additional control over the active devices is gained, since their periphery is designable, which could be useful when meeting the load requirements of the designable characteristic impedances of the artificial transmission lines.
Conclusion
The power recycling concept has been used to remove the intrinsic mismatch of dual-fed distributed amplifier and, at the same time, to enhance the gain. The resulting distributed amplifier structure can exhibit, through a proper design, enhanced gain, almost perfect input match and maximum output power under class-A operation within a moderate bandwidth. A simplified analysis of its behaviour has been performed in order to establish its performance limits. From a practical point of view, the main limitations, for example, mismatch and losses in the gate line, have been identified and assessed. To illustrate the viability of such a novel distributed amplifier structure, a prototype has been designed, built and measured. The experimental results obtained as regards gain, input match, output power, efficiency and bandwidth demonstrate the validity of the simplified analysis and the potential of the novel distributed structure as an optimum active class-A power combiner.
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In this appendix, the calculation of the power coefficients depicted in Fig. 2 for a generic power recycling distributed amplifier is shown analytically, where losses and mismatch in the gate line have been considered. First, the S parameters for a generic distributed amplifier are presented. For the analysis, a unilateral model for the active device and a continuous model for the transmission lines (including losses) have been taken into account. The reference impedance for the distributed amplifier is Z g for ports 1 and 2 (gate line), and Z d for ports 3 and 4 (drain line), while it is Z 0 for the directional coupler and the auxiliary lines. Both Z g and Z 0 are considered to be real impedances. Equations defining the four-port distributed amplifier are given by 
where g m is the transconductance of the transistor and γ g_line and γ d_line are the propagation constants of the gate and drain lines, respectively.
The reference impedance in the gate line can be renormalised to Z 0 applying the conversion equation described in [24] , which leads to the following S-parameters for the gate line after the normalisation
where Γ = Z g − Z 0 /Z g + Z 0 and X = e −(a g line L+ju g line ) . This new scattering matrix can now be used to calculate the power coefficients described in Fig. 2 (1 + jB · S 12 · e −j(u aux1 +u aux2 ) ) (17) 
